



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Yuanning Chen, et al.

Docket No: TI-35212

Serial No: 10/681,399

Conf. No: 7440

Examiner: Dana Farahani

Art Unit: 2829

Filed: 10/08/2003


For: REDUCTION OF DOPANT LOSS IN A GATE STRUCTURE

ELECTION

Commissioner For Patents
P.O. Box 1450
Alexandria, VA 22313-1450

MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(a)

I hereby certify that the above correspondence is being deposited with the U.S. Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on 4-8-05.



Ann Trent

Dear Sir:

This election is offered in response to the Examiner's restriction requirement mailed March 2, 2005.

Applicants hereby elect to pursue Group II of Claims 3-6 and 8-19, drawn to method of making a semiconductor device, without traversing the Examiner's restriction requirement.

Respectfully submitted,


Peter K. McLarty
Attorney for Applicants
Reg. No. 44,923

Texas Instruments Incorporated
P.O. Box 655474, MS 3999
Dallas, TX 75265
(972) 917-4258